This application is submitted in the name of the following inventor(s):

1

\*

2

Inventor

Citizenship

Residence City and State

Vijayan RAJAN

India

office at 495 East Java Drive, Sunnyvale, CA 94089.

Sunnyvale, California

Jeff KIMMEL 5

United States

San Jose, California

Steven R. KLEIMAN 6

United States

Los Altos, California

Joseph CARADONNA

United States

Santa Clara, California

8

9

17

19

20

21

16

18

herein. 22

TITLE OF THE INVENTION

The assignee is Network Appliance, Inc., a California corporation having an

Symmetric Multiprocessor Synchronization Using Migrating Scheduling Domains

BACKGROUND OF THE INVENTION

- Field of the Invention
- This invention relates to symmetric multiprocessor synchronization and implicit synchronization of resources using migrating scheduling domains, as described

#### 2. Related Art

2

In computer systems having multiple processors with concurrent execution,

it is desirable to use as much of the parallelism as possible from the multiple processors.

One problem with using the parallelism of multiple processors is that of designing software to make use of that parallelism. For example, software that was designed for use with a uniprocessor system often does not exploit the parallelism of a multiprocessor system to the fullest extent possible.

9

A first known method is to redesign or rewrite software originally designed for use with a uniprocessor system, so as to make use of the advantages of a multiprocessor system. While this known method does generally achieve the goal of using the advantages of a multiprocessor system, it is subject to several drawbacks. First, it is extremely expensive, in that it uses relatively large amounts of (human design and coding) resources for redesigning or rewriting program code. Second, it is sometimes then necessary to maintain two different code bases, one for uniprocessor systems and one for multiprocessor systems, also resulting in additional expense and use of human design and coding resources.

19

20

21

22

17

18

A second known method is to introduce (into software originally designed for use with a uniprocessor system) those explicit synchronization methods for maintaining integrity of resources to be shared among multiple processors. While this known 1 m
2 re
3 fre
4 to
5 to
6 w
7 Tl
8 or
9 so
10 of

4 **15**5 **16** 

method generally achieves the same goal with relatively less expense and consumption of resources than a complete redesign or rewrite of the software code base, it also suffers from several drawbacks. First, it introduces a relatively large amount of new code subject to possible error in coding. Second, it introduces additional processor and memory usage to implement known explicit synchronization methods (such as locking mechanisms), with resulting slowing of the system using those known explicit synchronization methods. The second drawback is particularly exacerbated for resources that are primarily used by only one software element, but find occasional use by a second software element; the first software element pays the price of known explicit synchronization methods for each use of the resource, even though contention for that resource might be relatively rare. Moreover, these drawbacks for this second known method are also applicable to the first known method, as a new design would likely employ explicit synchronization methods.

A third known method is to identify (within software originally designed for use with a uniprocessor system) those functional elements that can each independently operate without using known explicit synchronization methods. An example of this third known method is shown in U.S. Patent 5,485,579; in that patent, each separated functional element is bound to a single processor in a multiprocessor system, so that the system can assure that each processor is performing functions that do not require known explicit synchronization methods. While this method generally achieves the goal of using the advantages of a multiprocessor system, it is subject to several drawbacks. First, the mapping between separated functional elements and processors is 1:1, so if the number of

separated functional elements differs from the number of processors, the system will ei-

ther underutilize at least some of the processors or underperform the functions of at least

some of the separated functional elements. Second, there is no provision for load balanc-

ing among the multiple processors. Third, there is no useful technique for altering the

code base so as to make use of greater parallelism, without resorting to the first known

method described above.

7

8

9

17

18

19

20

21

22

3

4

5

6

Accordingly, it would be advantageous to provide a technique for scheduling a set of tasks in a multiprocessor system that is not subject to drawbacks of the known art. In a preferred embodiment, this is achieved using a method and system for providing parallel execution of those tasks while implicitly synchronizing access to a set of resources (such as data structures or hardware devices) used by that system.

### SUMMARY OF THE INVENTION

The invention provides a method and system for scheduling a set of tasks in an MP (multiprocessor) system, and provides parallel execution of those tasks while implicitly synchronizing access to a set of resources (such as data structures or hardware devices) used by that system. Tasks in the MP system are each assigned to a scheduling domain, thus associating those tasks with a set of resources controlled by that domain. A scheduler operating at each processor in the MP system implicitly synchronizes those resources controlled by each domain, by scheduling only one task for each domain to exe-

cute concurrently in the system. Because each instance of the scheduler selects which task

2 is next run independently of its processor, each domain can migrate from one processor to

another; thus, each domain can have a task executing on any processor, so long as no do-

4 main has two tasks executing concurrently in the system. Thus, domains (and their tasks)

are not bound to any particular processor. Hence the method and system are symmetric.

6

7

8

9

5

A preferred embodiment uses the implicit synchronization enforced by the scheduler for resources controlled by a single domain, and performs explicit synchronization only for resources shared by more than one domain. When a resource is needed by a task in a first domain but controlled by a second domain, the task can re-designate itself (and thus switch) from the first to the second domain; this allows execution by other tasks in the first domain, while preserving domain scheduling heuristics. This technique provides for implicit synchronization of resources controlled by the first domain, so that explicit synchronization is not needed.

17

18

19

20

21

22

A preferred embodiment can designate a set of tasks known to be MP-safe (safe for use in an MP system) to not be assigned to any particular domain, as those tasks can be executed concurrently with all other tasks. MP-safe tasks can include: (a) tasks that do not use any resources controlled by a particular domain, such as tasks that perform only computation and/or keep only their own data structures; (b) tasks that already use explicit synchronization for resources they need; and (c) tasks that are otherwise determined by programmers to not require explicit synchronization.

17

18

19

20

21

22

4

7

Those of ordinary skill in the art will recognize, after perusal of this appli-

- 2 cation, the many advantages provided by the invention. These include, but are not limited
- 3 to, the following:
- The invention provides for MP-safe operation of applications originally designed
- for a UP system without having to substantially rewrite those applications.
  - The invention provides for MP-safe operation of applications having distinguishable functional elements, without having to incur overhead associated with explicit synchronization.
  - The invention provides for incrementally altering program code originally designed for a UP (uniprocesor) system to execute in an MP-safe manner on an MP system.
  - The invention provides for increased parallel use of an MP system without having to assign any functional elements to particular processors. This is particularly valuable where the number of functional elements are greater than the number of particular processors.
  - The invention provides for improved load balancing among the processors in an MP system.

	1	
ing in an MP system in	2	
mains. Although a prefe	3	
no particular limitation of	4	
by a preferred embodim	5	
<ul><li>tion, domain switching</li><li>cations disclosed herein</li></ul>		
BR	9	
	ijo Li	
Figure 1 s		
a set of migrating sched	13 13	
Figure 2 s	##4 ##4	
that reside in them, and	15 16	
Figure 3 s	17	

The invention has general applicability to applications of any kind executing in an MP system in which the scheduler provides implicit synchronization using domains. Although a preferred embodiment is described with regard to a file server, there is no particular limitation of the invention to file servers or similar devices. Techniques used by a preferred embodiment of the invention for implicit synchronization, domain migration, domain switching, and the like can be used in contexts other than the specific appli-

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 shows a conceptual diagram of a multiprocessor system including a set of migrating scheduling domains.

Figure 2 shows a diagram of scheduling domains, the tasks and resources that reside in them, and the resource access methods.

Figure 3 shows a conceptual diagram of symmetric scheduling using a set of migrating scheduling domains.

19

20

18

Figure 4 shows a conceptual diagram of symmetric scheduling in which tasks can switch scheduling domains.

22

1	Figure 5 shows a process flow diagram of a symmetric scheduler using a set
2	of migrating scheduling domains.
3	
4	Figure 6 shows a conceptual diagram of explicit synchronization and im-
5	plicit synchronization.
6	
7	DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
8	
9	In the following description, a preferred embodiment of the invention is de-
Î Î	scribed with regard to preferred process steps and data structures. Those skilled in the ar
1	would recognize after perusal of this application that embodiments of the invention car
<b>2</b>	be implemented using one or more general purpose processors or special purpose process
:  3	sors or other circuits adapted to particular process steps and data structures described
<b>.</b> [4	herein, and that implementation of the process steps and data structures described herein
<b>5</b>	would not require undue experimentation or further invention.
16	
17	Related Information
18	
19	Inventions described herein can be used in conjunction with inventions de

21

scribed in the following application(s):

1	• Application Serial No, Express Mail Mailing No.
2	, filed the same day, in the name of inventors Christopher
3	PEAK, Sathya BETTADAPURA, and Jeffrey KIMMEL, titled "Automatic Verifi-
4	cation of Scheduling Domain Consistency", attorney docket number 103.1066.01.
5	
6	Each of these application(s) is hereby incorporated by reference as if fully
7	set forth herein. They are collectively referred to as the "incorporated disclosures."
.8	
9	Lexicography
11	The following terms refer or relate to aspects of the invention as described
1.12 1.14	below. The descriptions of general meanings of these terms are not intended to be limit-
	ing, only illustrative.
13 14 15	
<b>1</b> 15	• concurrent — in general, overlapping in time. Concurrent access to a resource in-
16	cludes all forms of access in which the data structure or hardware device might be
17	found in an inconsistent state as a consequence of access by more than one task.
18	
19	• execute or run — in general, when the scheduler grants control of a processor to a
20	task to perform the instructions which makeup its program.

- 3
- 4
- 5
- 7

safe.

peripherals.

it is made runnable.

6

- 8
- 9
- 16

17

18

19

- 20
- 21

Express Mailing EL734816463US

• executable or runnable – when a task is ready to execute, but has not yet been

granted control of a processor (due to priority or scheduling domain restrictions).

MP-safe — in general, suitable for operation in a multiprocessor environment

without corruption or loss of data, or improper contention for resources. Tech-

niques that serve to prevent improper concurrent access render their subject MP-

resource — in general, any software or hardware object for which concurrent ac-

cess would need some form of synchronization for safe operation in a multiproces-

sor system. Examples of resources include, but are not limited to: data structures,

disk drives, modems, NIC cards, NVRAM, PCI devices, sound cards, and other

schedule — in general, to select a task for execution or running by a processor.

There is no particular requirement that scheduling involves either (a) operation for

a selected period of time, or (b) operation in the future. A task is "scheduled" when

scheduling domain — in general, a set of tasks and resources selected by design-

ers or program coders for operation in a multiprocessor system, where it's under-

stood that only one task in the set is allowed to run and access the resources at any given time. Multiple tasks from different scheduling domains can run concurrently.

3

5

6

7

8

2

- symmetric scheduling— in general, scheduling tasks on each processor independent of the identity of the processor. In the invention, the method of scheduling performed on each processor is substantially the same, and no tasks are bound to or special to any particular processor. Thus, a task is just as likely to run on one processor as it is on any other.
- synchronize in general, to protect a resource from improper concurrent access. Known synchronization techniques include explicit synchronization, in which designers or program coders include an explicit synchronization mechanism such as a lock or semaphore. The invention provides implicit synchronization, in which resources are synchronized by operation of the scheduling domain restrictions described herein.

17

18

task — in general, any schedulable entity. A task might include a single process, a single thread, or some other individually schedulable entity.

19

20

21

22

As noted above, these descriptions of general meanings of these terms are not intended to be limiting, only illustrative. Other and further applications of the invention, including extensions of these terms and concepts, would be clear to those of ordinary skill in the art after perusing this application. These other and further applications are part

of the scope and spirit of the invention, and would be clear to those of ordinary skill in the 2

art, without further invention or undue experimentation. 3

System Elements

6

7

8

4

5

Figure 1 shows a conceptual diagram of a multiprocessor system including a set of migrating scheduling domains.

9

A system 100 includes a plurality of processors 110 and a shared memory 120.

16

17

18

19

20

21

Each processor 110 has access to the shared memory 120 and to both (executable) tasks 121 and resources 122 therein. The shared memory includes the tasks 121 and the resources 112 to be used by those tasks. Tasks 121 and resources 122 are each associated with a single scheduling domain 123 (with exceptions as described below). Thus, for example, in a preferred embodiment there are three scheduling domains 123 called "Network", "Storage", and "Filesystem", each of which has associated therewith one or more tasks 121 and one or more resources 122. Each processor 110 schedules only those tasks 121 within scheduling domains 123 not already in use by other processors 110, so that each scheduling domain 123 is associated with only one processor 110 at a time. At each moment, each processor 110 executes a task 121 associated with only a single one of the scheduling domains 123.

**≝13** 

As described herein, scheduling domains 123 are not bound or fixed to any particular processor 110 forever, or even for any specific time period. Each processor 110 schedules its tasks 121 independently of which processor 110 is performing the scheduling (that is, scheduling is symmetric with regard to processors 110), so it is possible for any scheduling domain 123 to be associated to any processor 110 from time to time, subject only to the restriction, as further described below, that each scheduling domain 123 can be associated with only one processor 110 at a time. Since tasks 121 within a scheduling domain 123 can be executed at one time by one processor 110 and at another time by a different processor 110, scheduling domains 123 are said to be able to "migrate" from one processor 110 to another.

As described herein, resources 122 can include data structures, devices, and other objects for which concurrent access by more than one task 121 would need some form of synchronization for safe operation in a multiprocessor system. Although the description herein primarily refers to resources 122 as data structures, there is no particular limitation of resources 122 to only data structures in a general form of the invention.

Figure 2 shows a diagram of scheduling domains, the tasks and resources

4 that reside in them, and the resource access methods.

5

7

8

The system 100 includes a plurality of scheduling domains 123, each in-

cluding a set of possibly runnable tasks 121 and a set of resources 122. Resource access is

possible via one or more of, or some combination of, the following:

9

• A task 121 can directly read data from, or write data to, a resource 122 in the same scheduling domain 123.

When a task 121 reads data from, or writes data to, a resource 122 in the same scheduling domain 123, that interface between the task 121 and the resource 122 is considered MP-safe (safe for multiprocessor operation), because resources 122 are

17

18

19

20

16

• A task 121 can directly read data from, or write data to, a resource 122 in a different scheduling domain 123 (or a resource 122 not assigned to any scheduling domain 123).

implicitly synchronized by the system 100, as described below.

When a task 121 directly reads data from, or writes data to, a resource 122 in a different scheduling domain 123 (or a resource 122 not assigned to any scheduling domain 123), that interface between the task 121 and the resource 122 is not considered MP-safe, unless the resource 122 is explicitly synchronized using an explicit synchronization technique, as described below.

• A task 121 can access data from another domain by proxy. That is, a message can be sent to a server task, which resides in the target domain. The server task accesses the data directly (on behalf of it's client), and then passes the results back to the client task.

•

• A task 121 can switch from a first scheduling domain 123 to a second scheduling domain 123.

Figure 4 shows a conceptual diagram of scheduling in which tasks can switch scheduling domains.

Each task 121 includes an associated label indicating to which scheduling domain 123 the task 121 belongs. The task's application code 311 in the application layer 310 performs a "relabel-this-task" system call 313 to scheduler code 322 in the kernel layer 320.

Similar to the description with regard to figure 3, the application code 311 makes the system call 312 to transfer control to the scheduler code 322. The scheduler code 322 alters the task's associated label, thus changing the task's scheduling domain 123, and places the transferor task 121 on the runnable queue 550 (in its proper location in response to its relative priority). The relabel code 322 transfers control to the scheduler code 321, which (as described with regard to figure 3) selects a next task 121 to execute, performs a context switch into that next task 121, and "returns" to a second set of application code 312 in that next task 121.

Unlike the operation of scheduler code 321 with regard to figure 3, in this figure the scheduler code 321 "returns" back to the same application code 311 in the "next" task 121. As a consequence, the task 121 continues to execute the same application code 311, but with a new label indicating that the task 121 belongs to a different scheduling domain 123.

Since the scheduler refuses to schedule more than one task 121 from the originating scheduling domain 123, if the task 121 attempts to switch domains into a scheduling domain 123 that is already in use (that is, there is already a task executing that belongs to the target scheduling domain 123), the task 121 will not be selected for execution, and will block until at least that scheduling domain 123 is freed for use. Because the task 121 has been relabeled when the scheduler selects the next task 121, the scheduler is willing to schedule another task 121 from the

"old" scheduling domain 121. For example, if a task 121 in the "Network" scheduling domain 123 switches into the "Storage" scheduling domain 123, the "Network" scheduling domain 123 is freed for use by other tasks 121 in that domain, while the "Storage" scheduling domain 123 is occupied by the switching task 121 and not available for use by other tasks 121.

6

7

8

1

2

3

4

5

A task 121 can release control of its processor allowing another task to run, which is either in the same or a different scheduling domain 123.

9

When a task 121 releases its processor, the task 121 invokes the scheduler (that is, the part of the operating system that performs task scheduling), which determines which task 121 is next to run on the same processor 110. The scheduler chooses a next task 121 to run independent of which processor 110 it is invoked on, but in response to which scheduling domains are being executed on other processors 110. The scheduler does not select any task 121 that would cause a scheduling domain 123 to be executed on more than one processor 110 at once.

17

19

20

21

22

Transfer of control from one task 121 to another can result in a different task from the same domain being run immediately. However, it is possible that the scheduler will select a different, higher priority, task 121 from a different scheduling domain so that the transfer of control will result in that higher priority task 121 being run instead.

Figure 3 shows a conceptual diagram of symmetric scheduling using a set of migrating scheduling domains.

Each task 121 is able to invoke a scheduler on the processor 110 on which it is executing. The scheduler is independent of which processor on which it is running (although in alternative embodiments, it may be that the scheduler takes into account which processor on which it is running, such as for load-balancing or cache affinity purposes, while still allowing scheduling domains 123 to migrate from one processor 110 to another). The figure shows a task 121 invoking the scheduler and causing a context switch to a different task 121 in a different scheduling domain 123.

The task 121 includes application code 311 in an application layer 310 of a computing system on its processor 110. The application code 311 performs a system call that results in invoking the scheduler code 321 in a kernel layer 320 of the computing system. Application layers, kernel layers, and system calls are known in the art of operating systems.

The application code 311 makes the system call 312 which transfers control to the scheduler code 321. The scheduler code 321 selects a next task 121 to execute, performs a context switch into that next task 121, and "returns" to a second set of application

1 code 312 in that next task 121. Unlike known schedulers, the scheduler code 321 selects

only those tasks 121 capable of running without causing a scheduling domain 123 to be

running on two different processors 110 concurrently.

4

5

3

Method of Scheduling

6

7

Figure 5 shows a process flow diagram of a symmetric scheduler using a set

8 of migrating scheduling domains.

9

A method 500 includes a set of flow points and process steps as described

herein.

At a flow point 510, application code 311 makes the system call 312 to invoke scheduler code 321, and the scheduler is entered. The scheduler uses a queue 550 of runnable tasks 121, each of which is labeled with a scheduling domain 123 associated with that task 121. The queue 550 includes a head 551 of the queue 550, which identifies a particular task 121.

18

19

20

21

22

16

17

At a step 511, the scheduler examines the queue 550 for a next runnable task 121. If there is no such task 121 (that is, the queue 550 is empty or has been completely traced down), the scheduler goes into an idle mode and proceeds with the flow point 510. (Thus, the idle mode can be entered in one of two different ways: first, if there

7	
8	
9	
10	
to the second se	
1	
Arris 1000 P Million Lang Million Lang Mi	
12	
1 Pe	
<sub>2</sub> 13	
14	
14	
Talenton Control	
15	
C.L.	

is no next task 121 to run, that is, the runnable queue 550 is empty; second, if there is no

task 121 on the runnable queue 550 capable of being run, due to scheduling domain 123 2

restrictions.) If there is such a task 121, the scheduler proceeds with the next step. 3

4

5

6

In alternative embodiments, the runnable queue 550 may be separated into a

separate runnable queue per scheduling domain 123. This implementation may optimize

(speed-up) the scheduler lookup and queue functions.

At a step 512, the scheduler examines the task 121 at the identified position in the queue 550, and determines which scheduling domain 123 the task 121 is associated with.

At a step 513, the scheduler determines if that scheduling domain 123 is available for scheduling. If so, the scheduler proceeds with the flow point 514. If not, the scheduler proceeds with the step 511.

16

17

18

19

At a step 514, the scheduler prepares to run the selected new task 121. The scheduler performs a context switch into the selected new task 121, and proceeds with the flow point 520.

20

At a flow point 520, processor 110 is running the selected task's application 21 code 312. 22

Figure 6 shows a conceptual diagram of explicit synchronization and im-4 plicit synchronization.

With explicit synchronization, a first task 121 and a second task 121 each attempt to access a shared resource 122, such as a data structure. To prevent improper concurrent access to the shared resource 122, each task 121 makes explicit calls 601 to a synchronization mechanism 602. The synchronization mechanism 602 might include a lock, a semaphore, a monitor, or other methods known in the art of operating systems.

With implicit synchronization, it is assumed by the application that the

scheduler will provide the synchronization, by not running multiple tasks in the same domain concurrently. The first task 121 and the second task 121 each have an associated scheduling domain 123. If the two scheduling domains 123 are different, that indicates a designer's or program coder's decision that the two tasks 121 will not perform improper concurrent access to the shared resource 122 (in alternative embodiments, different scheduling domains 123 may indicate that if there is any improper concurrent access to the shared resource 122, no harm will come to the system 100). If the two scheduling domains 123 are the same, that indicates a designer's or program coder's decision that the two tasks 121 might perform improper concurrent access to the shared resource 122, thus that the two tasks 121 are not allowed to execute concurrently.

The scheduler prevents concurrent execution of the two tasks 121, and therefore prevents concurrent access to the shared resource 122, as a consequence of the steps 512 and 513 described above. Because the scheduler refuses to schedule two tasks 121 for concurrent execution on different processors 110 when those two tasks 121 are associated with the same scheduling domain 123, the two tasks 121 are implicitly synchronized with regard to the shared resource 122. The resource 122 is therefore also associated with the same scheduling domain 123. Lack of improper concurrent access to the resource 122 is therefore an emergent consequence of the scheduler's behavior in refusing to concurrently schedule tasks 121 from the same scheduling domain 123.

Tasks and Resources Not In Any Domain

Tasks 121 or resources 122 can also be declared by the designer or program coder to not be in any scheduling domain 123.

If a task 121 is not in any domain, the designer or program coder thus indicates that the task 121 is MP-safe, that is, that running the task 121 will not result in any improper concurrent access to any resources 122. A task 121 can be declared MP-safe for one or more of the following reasons:

• The task 121 does not use any resources 122, or all of its resources are internal to the task 121.

stru

For example, the task 121 might perform only operations on data structures given to it by a requesting task 121, or the task 121 might use only its own internal data structures (dynamically allocated by the operating system, not static). One example could be when the task 121 performs an operation that does not involve use of resources 122, such as a pure calculation.

• The task 121 already uses explicit synchronization methods to assure it is MP-safe.

For example, the task 121 might use locks or semaphores to maintain all its data structures or other resources 122 MP-safe. A first example could be when the task 121 is part of the kernel and was already designed to be MP-safe. A second example could be when the task 121 is designed or coded explicitly for safe use in a multiprocessor system.

• Designers or program coders decide that the task's nature is such that it will not involve improper concurrent access.

For example, although the task 121 is not formally MP-safe, and does use resources 122 that are not formally MP-safe, designers or program coders knowing the nature of the system 100 might have decided that the task 121 will not ever be run, in normal operation, in an unsafe circumstance.

Designers or program coders decide that the task's nature is such that, even if it does involve improper concurrent access, that improper concurrent access would be harmless.

4

5

1

2

3

For example, although the task 121 might be able to perform improper concurrent access, designers or program coders knowing the nature of the system 100 might have decided that in that event, the resources 122 that are improperly accessed do not need to be maintained consistent, or that there are adequate recovery procedures from that event.

If a resource 122 is not in any domain, the designer or program coder thus indicates that the resource 122 is MP-safe, that is, that using the resource 122 will not result in any improper concurrent access. A resource 122, and any library code which may maintain the resource, can be declared MP-safe for one or more of the following reasons:

The resource 122 already uses explicit synchronization methods to assure it is MPsafe.

18

19

For example, the resource 122 might require locks or semaphores to be accessed.

20

21

22

Designers or program coders decide that the resource's nature is such that it will not involve improper concurrent access.

For example, although the resource 122 is not formally MP-safe, and might be used concurrently by multiple tasks 121, designers or program coders knowing the nature of the system 100 might have decided that the task 121 will not ever be run, in normal operation, in an unsafe circumstance.

• Designers or program coders decide that the resource's nature is such that, even if it does involve improper concurrent access, that improper concurrent access would be harmless.

For example, although the resource 122 might be able to be concurrently accessed, designers or program coders knowing the nature of the system 100 might have decided that in that event, the resource 122 does not need to be maintained consistent, or that there are adequate recovery procedures from that event.

Tasks and Resources In More Than One Domain

Tasks 121 or resources 122 can also be declared by the designer or program coder to be in more than one scheduling domain 123.

In a preferred embodiment, a task 121 can perform a system call to "grab" a second scheduling domain 123 for a period of time. In this case, both the task's first

scheduling domain 123 and the task's second scheduling domain 123 are not free for concurrent use by other tasks 121.

3

In a preferred embodiment, designers or program coders can declare a resource 122 to be "part of" both a first scheduling domain 123 and a second scheduling domain 123.

7

8

## Preemptive Multitasking

9

A preferred embodiment described herein uses non-preemptive multitasking; that is, a task 121 only blocks if it makes the appropriate system call to the scheduler to block itself and allow another task 121 to run.

\*13

16

17

18

19

20

21

22

In a system 100 using preemptive multitasking, a task 121 can be preempted "against its will," that is, without the task 121 necessarily having a chance to assure that all its resources 122 or other data structures are in order for another task 121 to run. In this case, the task 121 might have left one or more resources 122 in a state that disallows other tasks 121 from the same scheduling domain 123 from accessing those resources 122. Accordingly, in alternative embodiments using preemptive multitasking, when a task 121 is preempted, it becomes the only next task 121 from its scheduling domain 123 able to next run. Thus, the scheduler will select, from each scheduling domain 123, the preempted task 121 over all other tasks 121 in that scheduling domain 123.

# Generality of the Invention

2

3

4

5

6

7

8

9

1

The invention has general applicability to applications of any kind executing in an MP system in which the scheduler provides implicit synchronization using domains. Although a preferred embodiment is described with regard to a file server, there is no particular limitation of the invention to file servers or similar devices. Techniques used by a preferred embodiment of the invention for implicit synchronization, domain migration, domain switching, and the like can be used in contexts other than the specific applications disclosed herein.

The invention is generally applicable to all applications capable of being run in a multiprocessor system, and to any multiprocessor system in which the scheduler (or equivalent part of an operating system) can be used to enforce implicit synchronization as described herein.

\*13 16

Other and further applications of the invention in its most general form would be clear to those skilled in the art after perusal of this application. The invention would be usable for such other and further applications without undue experimentation or further invention.

20

17

18

- Although preferred embodiments are disclosed herein, many variations are
- 2 possible which remain within the concept, scope and spirit of the invention; these varia-
- 3 tions would be clear to those skilled in the art after perusal of this application.